Performance Aspects of Gate Matrix Layout - VLSI Design, 1993. Proceedings. The Sixth International Conference on
نویسندگان
چکیده
This paper introduces performance aspects as a new optimization criteria when generating Gate Matrix Layouts. A new layout model is presented that limits the amount o f parasitic capacitance in signal paths and the resistance in power supply lines. The performance considerations are combined with a new layout s-trate g y that improves circuit performance with little or no area penalty. A n Automatic Transistor Layout Synthesizer (ATLAS) implements the proposed changes t o the Gate Matrix Layout style.
منابع مشابه
Performance Aspects of Gate Matrix Layout
This paper introduces performance aspects as a new optimization criteria when generating Gate Matrix Layouts. A new layout model is presented that limits the amount o f parasitic capacitance in signal paths and the resistance in power supply lines. The performance considerations are combined with a new layout s-trate g y that improves circuit performance with little or no area penalty. A n Auto...
متن کاملDevelopment of a large word-width high-speed asynchronous multiply and accumulate unit
This paper details the design of the fastest known asynchronous Multiply and Accumulate unit (MAC) architecture published to date. The MAC architecture herein is based on the MAC developed in Smith et al. (J. Syst. Archit. 47/12 (2002) 977–998). However, the MAC developed in Smith et al. (2002) contains conditional rounding, scaling, and saturation (CRSS) logic, not present in other comparable ...
متن کاملProceedings of the 6th International Conference on Science and Social Research (CSSR)(Malaysia)
متن کامل
Self-organisation and its application to binding - VLSI Design, 1993. Proceedings. The Sixth International Conference on
This paper presents Kohonen’s self-organisation algorithm as an optimisation tool. Its application is illustrated by applying it to a high-level synthesis(HLS) problem binding: the task of assigning operations to specijic instances of functional units. It is a crucial problem, as it injluences the interconnect, wiring and register cost. This Self-Organising Binder (SOB) has a built-in hillclimb...
متن کاملPopulation Studies for the Gate Matrix Layout Problem
This paper deals with a Very Large Scale Integrated (VLSI) design problem that belongs to the NP-hard class. The Gate Matrix Layout problem has strong applications on the chip-manufacturing industry. A Memetic Algorithm is employed to solve a set of benchmark instances, present in previous works in the literature. Beyond the results found for these instances, another goal of this paper is to st...
متن کامل